TECHNICAL MANUAL NS11L MEMORY CARD ASSEMBLY



TECHNICAL MANUAL NS11L MEMORY CARD ASSEMBLY

This document, and all subject matter disclosed herein, are proprietary items which National Semiconductor Corporation retains the exclusive rights of dissemination, reproduction, manufacture, and sale. This document is submitted in confidence for consideration by the designated recipient or intended using organization alone, unless permission for further disclosure is expressly granted in writing by National Semiconductor Corporation.



Copyright © 1980 National Semiconductor Corporation

TABLE OF CONTENTS

SECT	ION			PAGE
I	GENERAL DESCRIPTION			1-2
	Introduction			1-2
	Purpose			1-2
	Physical Description			1-2
	Functional Description			1-4
	General Specifications			1-4
	Environmental Specifications	je s		1-6
	Reliability			1-8
II	INSTALLATION AND MAINTENANCE			2-1
	General			2-1
	Safety			2-7
	Unpacking and Inspection			2-8
	Switch Settings			2-9
	CSR Address Assignment		•	2-10
	Battery Back Up			2-11
	I/O Configurations			2-11
	Installation			2-11
	Post Installation Checks			2-12
	Maintenance			2-13
III	THEORY OF OPERATION			3-1
	General			3-1
	Interface			3-1
	Addressing			3-7
	Timing and Control			3-11
	Memory Array			3-14
	Data Path			3-16
	CSR/Parity Operation			3-16
	DC to DC Convertor			3-21
IV	DRAWINGS			Appendix A

FIGURES

FIGURE		PAGE
2-1 3-1 3-2 3-3 3-4 3-5	Connector Locator Defective Chip Locator Bus Timing Address Block Diagram Timing and Control Block Diagram Memory Array Block Diagram CSR and Data Path Block Diagram DC to DC Convertor Block Diagram	1-1 1-3 2-15 3-4 3-10 3-13 3-15 3-17 3-23 3-24
	TABLES	
TABLE		
1-2 1-3 1-4 2-1 2-2 2-3 2-4 2-5	Access/Cycle Times Operating Modes Switch Designations & Settings Starting Address Starting Address I/O Space Size Select CSR Address Select Memory Size Select	1-3 1-5 1-5 1-6 2-2 2-3 2-3 2-4 2-4 2-5 2-6 3-2




Fig. 1-1

SECTION I

GENERAL DESCRIPTION

1.1 INTRODUCTION

This manual contains four sections which describe the NS11L Add-in Memory System. This information includes a general description, an installation and maintenance section, theory of operation, and a section containing assembly drawings, schematics, and bill of materials. Figure 1-1 is a photograph of the NS11L Add-In Memory System.

1.2 PURPOSE

The NS11L, P/N-980103841, is designed for use with DEC * PDP-11 CPU's. The NS11L is directly compatible with any DEC UNIBUS/Modified UNIBUS/SPECIAL UNIBUS type backplane.

1.3 PHYSICAL DESCRIPTION

The NS11L memory is contained on one multilayer printed circuit card. See Table 1-1 for the physical dimensions of the NS11L.

^{*} DEC, UNIBUS, modified UNIBUS, and PDP11 are registered trade marks of Digital Equipment Corp., Maynard Mass.

Table 1-1 NSllL Dimensions

Thickness	.480	inches	
Height	8.630	inches	
Length	15.687	inches	

The NS11L memory is designed to mount on a minimum centerto-center board spacing of 0.50". Two card ejectors permit easy removal of the card.

Figure 1-2 is a connector locator diagram.




FIGURE 1-2

1.3.1 I/O Connectors

The NS11L Memory is designed to fit mechanically into the following PDP-11 backplanes:

- 1. DD11-DK slots 2-8
- 2. DD11-PK slots 3-8
- 3. DD11-CK slots 2-3

For installation in backplanes not listed above, the backplane connector pin assignments must be compatible with the NS11L pin assignments as listed in Table 3-1.

1.4 FUNCTIONAL DESCRIPTION

The NS11L is a 128Kx18 bit Add-In Memory for the DEC PDP-11 family of minicomputers. The NS11L board requires +5V only and generates +12V and -5V with an on board DC-to-DC converter. The board is designed for maximum reliability and speed. Additionally, the board contains an on-board CSR register, eliminating the need for a DEC M-7850 parity controller. The NS11L is completely hardware and software compatible with all DEC systems as described in paragraph 1.2.

1.5 GENERAL SPECIFICATIONS

The following tables list the general specifications of the NS11L Add-In Memory. Table 1-2 lists the power requirements and Table 1-3 lists access and cycle times.

Table 1-2 NS11L Power Requirements

			Current-Amps			
Supply Voltage	Opera	tional	Standby		Battery Back-up	
	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.
+5V	4.5	5.0	3.7	3.8	Ø	Ø
+5V _{BB}	.9	1.0	.9	1.0	. 9	1.0

Table 1-3 Access and Cycle Times

READ				
	Cycle Time Access Time Parity Access Time		MIN MAX MAX	
	CSR ACCESS	100ns	MAX	
WRIT	E			
	Cycle Time Access Time (Add/Data		MIN	
REFR	ESH	100ns	MAX	
	Cycle Time	405ns	MIN	

(Cycle requests made during a refresh will extend the cycle and access time an additional $405 \, \text{ns}$ Max).

NOTE:

1) Cycle time - The interval between memory reception of Bus MSYN L (at reciever input) and the availability of the memory to respond to the next Bus MSYN L.

2) Access Time - The interval between memory reception of Bus MSYN L and the assertion of Bus SSYN L.

1.5.1 Operating Modes

The operating mode of the memory is determined by the state of the CO and Cl control lines and the AO address line.

These modes are defined in Table 1-4 shown below.

C1C0 A0 COMMAND OPERATION 0 Х DATI Read 1 DATIP Read Х Х 1 0 DATO Write Word 0 1 DATOB 0 Write Byte 0 1 1 1 1 DATOB 1 Write Byte 1

Table 1-4 Operating Modes

NOTE:

Logic 1=0 volts (LOW)

Logic 0=+ 3.4 volts (HIGH)

1.6 ENVIRONMENTAL SPECIFICATIONS

The NS11L is designed to operate over a variety of environmental conditions. Listed below are the environmental conditions and specifications.

1.6.1 Operating Specifications

- TEMPERATURE......Ambient Air temperature range of $0^{\circ}C$ to $+50^{\circ}C$.
- THERMAL SHOCK.....The NS11L Memory can withstand a thermal shock with a maximum rate of change of 30°C per hour during operation.

- HUMIDITY......The Memory has been designed to operate in a relative humidity of up to 95% (without condensation).
- ALTITUDE.......The system is capable of operation at altitudes from -1,000 feet msl to +10,000 feet msl.
- COOLING......Suggested minimum air flow for the NS11L Memory is 25 cfm.
- 1.6.2 Shipping and Storage Specifications
- TEMPERATURE......The NS11L Memory can withstand a temperature range of -40°C to +85°C during shipment or storage.
- \bullet THERMAL SHOCK.....A thermal rate of change as high as $10^{\,\rm O}\text{C per minute can be tolerated by}$ the Memory.
- ALTITUDE..... A Shipping Altitude of 40,000 feet can be withstood.
- MECHANICAL SHOCK....The NS11L Memory, housed in its shipping container, can tolerate mechanical shock resulting from drop tests performed in accordance with MIL-STD-810B, Method 516, procedure V, without exhibiting damage or degradation.

1.7 RELIABILITY

This card was designed to the best commercial standards of workmanship. Vigorous testing is conducted (including testing over operating temperature range) to ensure a reliable service of ten years at 24-hours per day usage (exclusive of routine maintenance time). The design is such that catastrophic failure occurrence is minimized and minimal propagation of such failure will be experienced. Calculated MTBF using A+ logic and MIL Handbook 217B (where applicable) is 28,873 hours.

SECTION II

INSTALLATION AND MAINTENANCE

2.1 GENERAL

The NS11L Memory is ready for installation upon receipt; however, the memory size and address switches and the option jumpers must be checked before the card is installed. Refer to paragraphs 2.4 thru 2.7., and Tables 2-1 through 2-7, for switch and jumper information.

The NS11L is completely compatible with DEC's PDP-11 computers and all standard DEC peripheral devices. It can be used in both parity and non-parity systems.

For installation in backplanes not listed below, the subject backplane connector pin assignments must be compatible with the NS11L pin assignments listed in Table 3-1.

The Memory is directly plug-compatible into the following DEC backplanes:

- DD11-DK (slots 2-8)
- DD11-PK (slots 3-8)
- DD11-CK (slots 2-3)

TABLE 2-1

SWITCH DESIGNATIONS AND SETTINGS




TABLE 2-2

UNIBUS STARTING	MEMORY STARTING	SW		SET	TING	
ADDRESS (OCTAL)	ADDRESS	S1 - 5	S1-4	S1-3	S1- 2	Sl-l
000000	0K	0	0	0	0	0
020000	4K	0	0	0	0	1
040000	8K	0	0	0	1	0
060000	12K	0	0	0	1	1
100000	16K	0	0	1	0	0
120000	20K	0	0	1	0	1
140000	24K	0	0	1	1	0
160000	28K	0	0	1	1	1
200000	32K	0	1	0	0	0
220000	36K	0	1	0	0	1
240000	40K	0	1	0	1	0
260000	44K	0	1	0	1	1
300000	48K	0	1	1	0	0
320000	52K	0	1	1	0	1
340000	56K	0	1	1	1	0
360000	60K	0	1	1	1	1
400000	64K	1	0	0	0	0
420000	68K	1	0	0	0	1
440000	72K	1	0	0	1	0
460000	76K	1	0	0	1	1
500000	80K	1	0	1	0	0
520000	84K	1	0	1	0	1
540000	88K	1	0	1	1	0
560000	92K	1 1 1	0	1	1	1
600000	96K	1	1	0	0	0
620000	100K	1	1	0	0	1
640000	104K	1	1	0	1	0
660000	108K	1	1	0	1	1
700000	112K	1	1	1	0	0
720000	116K	1	1	1	0	1
740000	120K	1	1	1	1	0
760000	124K	1	Т	1	.1	1

NOTES A. 0=OPEN (OFF) 1=CLOSED(ON)

B. For 18 bit addressing, S1-6, S1-7, S1-8 and S2-8 must be open. For 22 Bit addressing, see Table 2-5.

TABLE 2-3

SPECIAL BUS STARTING ADDR (OCTAL)	MEMORY STARTING ADDRESS		тсн s1-8		
00000000 01000000 02000000 03000000 04000000 05000000 07000000 1000000 11000000 12000000 14000000 15000000 17000000	0K 128K 256K 384K 512K 640K 769K 896K 1024K 1152K 1280K 1408K 1536K 1664K 1792K	0 0 0 0 0 0 1 1 1 1 1 1	0000111100001111	0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1

NOTES

- A. 0=OPEN (OFF) 1=CLOSED (ON)
- B. For 22 bit address operation, S2-7 must be closed.

TABLE 2-4

I/O SPACE SIZE SELECT

I/O SPACE	SWITCH SETTING			
SIZE	S2-2	S2-1		
3K	0	0		
4K	1	0		
2K	1	1		

TABLE 2-5
CSR ADDRESS SELECT

CSR ADDRE	SS SELECTION	SWI	rch si	ETTING	G
UNIBUS ADDRESS	SPECIAL BUS ADDRESS	s3-4	s3-3	S3-2	S3-1
772100	17772100	1	1	1	1
772102	17772102	1	1	1	0
772104	17772104	1	1	0	1
772106	17772106	1	1	0	0
772110	17772110	1	0	1	1
772112	17772112	1	0	1	0
772114	17772114	1	0	0	1 4
772116	17772116	1	0	0	0
772120	17772120	0	1	1	1
772122	17772122	0	1	1	0
772124	17772124	0	1	0	1
772126	17772126	0	1	0	0, 0
772130	17772130	0	0	1	1
772132	17772132	0	0	1	0
772134	17772134	0	0	0	1
772136	17772136	0	0	0	0
4 7 7					

0=OPEN (off) 1=CLOSED (on)

TABLE 2-6
MEMORY SIZE SELECTION

ON BOARD MEMORY CAPACITY	SWITCH SETTING			
	S3-8	S3-7	S3-6	S3-5
8K	0	0	0	0
16K	0	0	0	1
24K	0	0	1	0
32K	0	0	1	1
40K	0	1	0	0
48K	0	1	0	1
56K	0	1	1	0
64K	0	1	1	1
72K	1	0	0	0
80K	1	0	0	1
88K	1	0	1	0
96K	1	0	1	1
104K	1	1	0	0
112K	1	1	0	1
120K	1	1	1	0
128K	1	1	1	1

0= OPEN (off) 1= CLOSED (on)

TABLE 2-7

JUMPER PLACEMENT CHART

JUMPE	R FUNCTION	INSTALLED	REMOVED
Wl	+12V From Convertor to Array	Normal	During Test
W2	+V To Array	During Test	Normal
w3	Not Used		Normal
W4	-5V From Convertor to Array	Normal	During Test
W5	-V To Array	During Test	Normal
W6	Not Used		Normal
W7		Normal	. .
W8			Normal
W9			Normal
WlO	8K Partial RAM	Normal	-
Wll	Configuration (Not Used)		Normal
W12		- -	Normal
W13	Internal Refresh Disable		Normal
W14	External Refresh In		Normal
W15	+20V (AV2) In	_ _ _	Normal
W16	+15V Batt. (ARl) In	During Test	Normal
W17	+5V Batt. (BD1) to +5VB Plane	For Batt. Back up	Normal
W18	+5V to +5VB Plane	Normal	For Batt. Back up
W19	I/O Space Disable	- -	Normal

Memory boards will be shipped with the jumpers in the "NORMAL" configuration.

CAUTION

Do not attempt to install the NSllL Memory board into DEC backplanes listed below or damage to the equipment could result:

- MF11-U
- MF11-W

Maintenance of the NS11L is minimal, enhanced by the use of fixed timing sequences. Refer to paragraph 2.10 for maintenance information.

2.2 SAFETY

The following safety precautions should be observed during installation and maintenance:

WARNING

Proper concern for the safety of all personnel is vital when installing equipment. The following safety practices should always be observed, or injury could occur.

2.2.1 Power

Remove all power from the system before installation using the related facility and/or system circuit breakers. Remove the AC power plug from the AC receptacle. (This is particularly important when cards or components are to be removed).

- 2. Tag all system circuit breakers with WARNING tags to ensure that circuit breakers will not be inadvertently turned on during installation.
- 3. When it is necessary to work on a system where power is present, never work alone. Two people must always be present when work is being done within a system, or on an interconnecting cable whenever system power is applied.

2.2.2 Fire

- Good housekeeping is a significant factor in fire and accident prevention. Keep benches and working areas clear of unnecessary articles.
- 2. Ensure fire extinguishers of the CO₂ type (for electrical fires) are readily available.

2.3 UNPACKING AND INSPECTION

Follow the steps listed below to unpack and inspect the NS11L Memory board.

- Remove all packing materials. (Failure to do so could result in damage to the equipment and present a fire hazard); store the reusable packing materials for future use.
- 2. Remove the Memory board from its container.
- 3. Inspect the board for visual damage, checking for bent stiffener, damaged IC's, broken wires or connectors, dislocated or broken switches or indicators, etc.

 Certain damage may not be detected until power has been applied and diagnostics performed.

NOTE: Visually damaged or inoperative boards should be

returned to: NATIONAL SEMICONDUCTOR

2900 Semiconductor Drive

Santa Clara, California 95051

2.4 ADDRESS AND I/O SWITCH CONFIGURATIONS

2.4.1 Address

The NS11L Memory will accept a full 22 bit address with the least significant bit being used for Byte selection. The address lines to the memory are single rail; the addressing mode may be random. The address lines are identified as A0 through A21.

The NS11L may be used for expansion to 2M words using the 22 bits of address. When this expansion is used, address I/O pin assignments are as follows:

BUS A18-BE2 BUS A19-BE1 BUS A20-AP1 BUS A21-AN1

A0 is used for Byte selection. Al through A21 are decoded for one of 2,097,152 address locations.

Al3 through A21 are 'strappable' on the memory module. These address lines may be strapped to set the initial address for a memory module. Nine switch positions located at S1 and S2 are provided to set the initial address. Five positions are used for initial address selection in the 0-128K address range.

The remaining four positions can be used for expansion to 2M words. See Table 2-2 for 0-128K Select. See Table 2-3 for expansion to 2M word. Address selection is in 128K blocks to 2M word. Addresses Al8 thru A21 are switch settable via switches per Table 2-3. Address buffer for Al8-A21 must be enabled by closing switch S2-7. For system expansion beyond 128K, Table 2-2 is used in conjunction with Table 2-3 to ascertain required switch settings.

Table 2-1 is a general guide to the address and I/O switch configurations, and lists the pages of this guide for switch selection. (See page 2-2).

2.5 CSR ADDRESS ASSIGNMENT

The NS11L contains an on-board CSR, which contains error information in the event of a parity error. There are 16 possible CSR addresses as listed in Table 2-5. When the NS11L is used in conjunction with DEC parity memory and a DEC M7850 parity controller, or multiple NS11L's, the CSR addresses of the M7850 and NS11L's must not be the same. The CSR can be disabled by closing switch S2-3. See Table 2-5 for CSR address selection.

NOTE: CSR address has no relevance to the memory starting address or storage capacity of the NS11L.

2.6 BATTERY BACK UP

The NS11L can be configured for battery back up by installing jumper W17 and removing jumper W18. See Table 2-7 for a list of jumper configurations.

2.7 I/O CONFIGURATIONS

A. I/O Space Selection

The NS11L has a normal reserved I/O space of 4K but can be selectable to either 8K or 2K. The I/O space normally resides between 124K and 128K for Unibus operation. I/O space will reside at the top of the 2M words for 22-Bit address operation. See Table 2-4 for I/O space size selection switch settings.

B. Memory Size Selection

The NS11L can be configured in 8K increments to 128K. Memory size must be set according to actual board capacity. See Table 2-6 for memory size select switch settings.

2.8 INSTALLATION

Perform the following steps in the order listed to install the NS11L Memory board:

- 1. Verify that the PDP11 system is performing properly by running the appropriate memory diagnostics <u>before</u> any changes to the CPU configuration are made.
- Verify that jumper connections (Table 2-7) and switch settings (Tables 2-1 through 2-6) are correct according to the memory starting address, memory size, CSR address,

I/O space, and battery back-up, as per sections 2.4 thru 2.7.

- 3. Turn off CPU power.
- 4. Carefully slide the memory into the selected slot. Be sure that the component side faces the correct direction, and that the board is aligned in the card guides. Insert and remove slowly so contact is not made with adjacent boards. When the memory has engaged the connectors, press firmly on the card and seat it by exerting equal pressure on the two ejectors.
- 5. Replace any cables, covers, panels, etc., which were moved during installation. Turn on CPU power.
- 6. Perform post-installation checks listed in paragraph 2.9.

2.9 POST INSTALLATION CHECKS

Post installation checks consist primarily of checking the operation of the memory unit as an integral part of the data processing system in which it is installed. Since the functional checks depend upon the data processing system configuration and user application, the test routines to be used are left to the discretion of the user. Owing to the all-electronic nature of the memory unit, there are no mechanical checks or inspections to be performed once the unit is installed.

NOTE: Any unused "modified bus" backplane slot must have a bus grant card in location D, or the CPU will show bus error.

Again verify that the system is performing properly by running the appropriate memory diagnostics.

2.10 MAINTENANCE

The maintainability of the NS11L Memory is enhanced by the use of fixed timing sequences. Since all timing is self-contained on the card, and one card type is used, complete interchangeability is realized. A spare card can be used in place of a failing unit without the need for any timing adjustments.

2.10.1 Pretested Memory Replacement

One pretested memory device is plugged into an on-board socket for spare requirements. This spare memory device can be used to replace any failing memory devices in the field. The spare memory is at location Ul67.

The memory devices are all mounted in sockets, so that repairs can be effected on-site.

Paragraph 2.10.2 contains a listing of steps to follow prior to troubleshooting at the component level.

2.10.2 Preliminary Checks


If the memory fails, the following preliminary procedure should be followed before component-level troubleshooting:

1. Check the memory installation; it must be installed facing the correct direction. (Memory components are facing the same direction as the CPU board components).

- 2. Insure that the YELLOW and RED LED's are not lit; the Yellow LED will light if the DC/DC convertor has failed and the Red LED will light if a parity error has occured.
- 3. Remove memory and visually inspect; wipe edge-connector with clean cloth.
- 4. Re-check the jumper connections and switch settings.
- 5. Re-install the Memory, carefully seating module in the chassis connectors.
- 6. Using the peripheral equipment, interrogate various address areas of the memory. (This will assure the module is fully operational).
- 7. When possible, switch with another module known to be operating properly. (Use the results to determine whether the problem is in the module or in the processor interface).

Figure 2-1 may be used for locating defective memory devices.

FIGURE 2-1
MEMORY COMPONENT BIT AND ROW ADDRESS LOCATOR



	·	
RAM IC's	MEMORY SYSTEM ADDRESS R	ANGE
111 10	0 162/0 077776	
U1-18	0-16K(0-0////6) _Ω	
U19-36	$16-32K(100000-177776)_{o}$	
U37-54	$32-48K(200000-277776)_{0}^{6}$	
U55-72	$48-64K(300000-377776)^{8}$	
U73-90	64-80K $(400000-477776)$	
U91-108	80-96K (500000-577776) 8	
U109-126	96-112K(600000-677776)	•
U127-144	0-16K(0-077776) 16-32K(100000-177776) 32-48K(200000-277776) 48-64K(300000-377776) 64-80K(400000-477776) 80-96K(500000-577776) 96-112K(600000-677776) 112-128K(700000-777776)	
	8	

SECTION III

THEORY OF OPERATION

3-1 GENERAL

This section comprises a functional description of the memory card assembly. Description is divided into general discussion and detailed circuit description, each referring to appropriate block diagrams and schematics. The schematic diagram is located in Appendix A.

3-2 INTERFACE

3.2.1 Unibus; Standard, Modified and Special Bus
The DEC PDP-11 Unibus has three configurations. The
standard configuration differs slightly from the Modified
and Special configuration in pin designation. The Unibus
signals are delineated in Table 3-1.

TABLE 3-1 Bus Signals Viewed From The Connector End


PIN			
NUMBER	STANDARD	MODIFIED	SPECIAL
		110011 1110	<u>DI BCITTA</u>
AA1	INIT L	INIT L	INIT L
AB1	INTR L*	INTR L*	INTR L*
AC1	DOO L	DOO L	DOO L
AD1	DO2 L	DO2 L	DO2 L
AE1	DO4 L	DO4 L	DO4 L
AF1	DO6 L	DO6 L	DO6 L
AHl	DO8 L	DO8 L	DO8 L
AJ1	D10 L	D10 L	D10 L
AK1	D12 L	D12 L	D12 L
ALl	D14 L	D14 L	D14 L
 AMI	PA L*	PA L*	PA L*
ANl	GND*	PAR. Pl*	A21 L
AP1	GND*	PAR PO	A20 L
ARl	GND*	+15 BATT*	+15 BATT*
AS1	GND*	-15 BATT*	-15 BATT*
ATl	GND*	GND	GND
AU1	NPG H*	+20V (CORE) *	+20V (CORE) *
AV1	BG7 S0*	+20V (CORE) *	+20V (CORE) *
AA2	+5V	+5V	+5V
AB2	GND*	TP*	TP*
 AC2	GND	GND	GND
AD2	D01 L	D01 L	D01 L
AE2	D03 L	D03 L	D03 L
AF2	D05 L	D05 L	D05 L
AH2	D07 L	D07 L	D07 L
 AJ2	D09 L	D09 L	D09 L
AK2	Dll L	D11 L	Dll L
AL2	Dl3 L	D13 L	D13 L
AM2	D15 L	D15 L	D15 L
 AN2	PB L	PB L	PB L
AP2	BBSY L*	BBSY L*	BBSY L*
AR2	SACK L*	SACK L*	SACK L*
AS2	NPR L*	NPR L*	NPR L*
AT2	BR7 L*	BR7 L*	BR7 L*
 AU2	BR6 L*	BR6 L*	BR6 L*
AV 2	GND	+20V (CORE) *	+20V (CORE)*

^{*}Pins assigned in Unibus connector but not used by memory.

TABLE 3-1 Bus Signals Viewed From The Connector End (Cont'd)

PIN			
NUMBER	STANDARD	MODIFIED	SPFCIAL
HOLLDER	DIIIIDIIID	110011 1110	
BA1	BG6 H*	RESV*	RESV*
BBl	BG5 H*	RESV*	RESV*
BC1	BR5 L*	BR5 L*	BR5 L*
BD1	GND*	+5 BATT	+5 Batt
BEl	GND*	SSYN INT L*	Al9 L
BFl	ACLO L*	ACLO L*	ACLO L*
BHl	A01 L	A01 L	A01 L
BJ1	A03 L	A03 L	A03 L
BKl	A05 L	A05 L	A05 L
BLl	A07 L	A07 L	A07 L
BMl	A09 L	A09 L	A09 L
BNl	A11 L	All L	All L
BPl	A13 L	A13 L	A13 L
BRl	A15 L	A15 L	Al5 L
BS1	A17 L	A17 L	A17 L
BTl	GND	GND	GND
BUl	SSYN L	SSYN L	SSYN L
BVl	MSYN L	MSYN L	MSYN L
BA2	+5V *	+5V *	+5V *
BB2			
BC2	GND *	TP *	±± ,
BD2	GIVD	BR4 L*	GND
			BR4 L*
BE2		PAR DET L*	Al8 L
BF2	DC LO L A00 L	DC LO L	DC LO L A00 L
BH2 BJ2	A00 L A02 L	A00 L A02 L	A00 L A02 L
BK2	A04 L	A02 L A04 L	A02 L A04 L
BL2			
BM2	A08 L	A08 L	
BN2	A10 L	A10 L	Alo L
BP2	A12 L	Al2 L	Al2 L
BR2 BS2	A14 L	A14 L	Al4 L
	Al6 L	Al6 L	Al6 L
BT2	Cl L	Cl L	Cl L
BU2	CO L	CO L	CO L
BV2	GND *	-5V (CORE)*	-5V (CORE)*

^{*}Pins assigned in Unibus connector but not used by memory.



NOTE DATA AND SSYNL MAY BE DLEAYED UP TO 405 ns DUE TO SIMULTANEOUS REFRESH AND MEMORY REQUEST.

FIGURE 3-1

3.2.2 SIGNALS

There are three types of signals; input, output and bidirectional. These signals are received, processed and passed back to the CPU in two logic levels: A high, or logic level one; and a low, or logic level zero. Specifications for these logic levels are as follows:

TYPE OF SIGNAL	LEVEL ONE	LEVEL ZERO
Bus Logic Levels	+0.8V or Less	+2.0V or More
Input Signal Logic Levels	1.3V Maximum 30 microamps typical at 0.8V	1.7V Minimum 80 microamps maximum at 2.5V
Output Signal Logic Levels	0.8V maximum at 70milliamps	2.4V minimum 25 microamps maximum at 3.5V

Memory System Interface Timing is given in figure 3-1. All timing is measured at the card edge connectors and is referenced to the +1.5V level of signal transition.

3.2.3 Types of Signals

There are three types of signals. Input signals, output signals and bi-directional signals.

Input Signals

These signals are address and command signals. A00 through A17 (BH1-BS1,BH2-BS2) are address lines which determine memory location. A0 determines which byte is written when Byte Write (DATOB) is executed.

When addresses Al8 - A21 are used the following pin assignments are used (Special Bus Operation): Al8 - BE2
Al9 - BE1
A20 - AP1
A21 - AN1

CO and Cl are the signals which determine the cycle mode. Cl selects Read or Write Cycle. CO selcts Byte Write or Full Write.

Master Sync, MSYN, is the Bus control signal which initiates memory cycle when memory is available (BVI).

Initialize, INIT, is used as a clear signal before MSYN occurs. It clears the Control Status Registers (CSR's) for bits 0, 2, 14, and 15 (AA1).

DC LO, when asserted, causes the memory to perform Refresh only. It also allows data retention should the battery back-up voltage be activated (BF2).

Output Signals

SSYN is the Slave Sync signal. It tells the host system that memory is on line and data is ready for the Read Cycle. During the Write cycle, it indicates that address/data has been accepted by memory for processing (BU1).

PB is the signal which indicates that a parity error has been detected.

Bi-directional Signals

D0 through D15 data lines are bi-directional. These
16 lines are used to communicate data information with
the Unibus I/O (ACl through AKl and AD2 through AM2).

3.3 ADDRESS (FIGURE 3-2)

The NS11L Memory accepts a full 22-bit address with the least significant bit being used to control Byte Write. The address lines to the memory are single rail and the addressing mode is random. Address signals are identified as AO through A21 (See Figure 3-2.

A0 is used in the Byte Write mode as the byte selection control bit. Al through A21 can be decoded across a range of addresses from zero through 2,097,152 locations in memory. The extention of memory addressing through 2 Mega Words is achieved by the setting of Switch S2-7, which enables the buffer for bits A18 through A21 and allows them to be included in the address certification process.

Four Buffer chips receive the address from the bus. The address is stable on the Bus for 75 nsec, prior to receipt of MSYNC, the Master Sync pulse. During this time it is processed through the address selection circuitry (see Figure 3-2). The address buffers receive and pass all inputs from the bus to the

Address Latch, which is transparent until the Selection process is completed.

A0 through A17 are passed through the Address Latch chips. Al through A14 go directly to the RAS/CAS Address Multiplexer where they select the Row and Column RAM address. This is discussed in greater detail later in this section.

Al3 through A21 are presented at the Starting Address Select circuitry and compared with the initial address entered in the nine switch positions located on Switches Sl and S2. These nine switch positions represent the minimum bus address to which the card can respond. When the Starting Address Selection process is complete, one of two conditions has been recognized:

- The bus address is either less than the minimum address configuration set by S1-1 through S1-8, S2-8.
- Or it is equal to, or greater than, the minimum switch settings.

If the address is less than the switch settings, it is rejected and no further action is taken. If, however, the address is found to be equal to or greater than the minimum switch setting, the Starting Address Select function outputs a normalized address. This address is the difference between the bus address and the address set by the switches. If the normalized address (NA14-NA17) is in the range set by the Memory Size Select circuitry (value set by S3-5 thru S3-8), the +ADDR SEL signal

is generated. The +ADDR SEL signal, when enabled by MSYNC, latches the address in the Address Latch and begins a memory cycle.

When the two criteria cited above are met, address bits NA15 and NA16 are presented to the Row Decode circuitry which selects a row of RAM on the card.

Al-A7 are multiplexed with A3-Al4 to become -Add 0-6, which transmit row address, then column address, during a normal cycle. During the Refresh Cycle the refresh addresses are provided by a refresh address counter.

The I/O Block is an area in Memory that is usually 4K words in size. It is normally located in the top 4K of Memory, i.e., from 124K words to 128K words, using a Unibus interface. It is located at the top of 2M words when interfacing with the Special Bus (from 1.996M to 2M). In the I/O address space, the Memory does not respond to Bus MSYN L unless the on-board CSR has been addressed. The I/O Block has a Size Select Switch which permits selection of 2K, 4K, or 8K words of I/O space. This switch (S2) is set as a part of the installation procedure. (Table 2-4)

CSR Address Selection is accomplished in the I/O region. The CSR, seen by the CPU as an I/O register, has assigned addresses which can be accessed (one of sixteen) by a Bus




FIGURE 3-2

Master via the Unibus or Special Bus. This address will contain diagnostic and error information (error address to the nearest 1K) if an error has occured. CSR operation can be disabled by closing S2-3.

The CSR starting address receives an enable from the I/O region (high) and Al-A4. The CSR address select circuitry compares Al-A4 with the CSR Addr switch setting (S3-1,2,3,4). If they are equal, then a +CSR ADDR signal is generated. These inputs combined with +MSYN, +READ or +WRITE produce -WRT CSR or -ENB CSR.

3.4 TIMING AND CONTROL (FIGURE 3-3)


The timing and control circuitry provides the necessary timing and signal control to allow the memory card to run full or refresh cycles. The T and C contains the Refresh arbitration network and refresh oscillator. A bus cycle can be delayed as much as 405ns if the request arrives after a refresh cycle has begun.

The START ENABLE circuit tests the memory card status and is the cycle arbitrator. A memory request from a bus master is initiated only if the following conditions exist: there is no refresh request waiting, there is no cycle presently in progress, the address is in the range of the memory card, and the address is not in the I/O region. If a refresh request had been present, the memory would have done a refresh cycle and then honored the bus request.

If the memory status allows a bus request to be honored, the START ENABLE circuit output is delayed and then sets the START FLIP FLOP. The delay insures that a race condition between a cycle request and a refresh request does not exist. The START F/F sets the FULL CYCLE F/F and enables the read and write SSYN F/F's. The START F/F output also disables the refresh enable circuitry. The FULL CYCLE F/F output enters the delay lines (200ns) which provide the memory card timing.

If a refresh request had occured during a memory cycle, the REFR REQ F/F would have been set. The refresh enable circuitry would have been disabled by the START F/F and the F CYCLE F/F. When both devices have been reset by memory timing at the end of the cycle, the refresh request is allowed to pass through the REFRESH ENABLE circuitry and a refresh cycle is initiated. The REFRESH ENABLE output also blocks any further bus requests until the refresh cycle is terminated.

Refresh of the dynamic RAM's takes place every 15 uSec. The RAM is refreshed to prevent loss of existing DATA. Refresh is accomplished by the selection of a particular Refresh RAS Address, and inhibiting Row Decode so that all rows of RAM are selected. A counter in the Refresh Address Counter and Multiplexer increments once each time a Refresh Cycle is completed. This counter sets up the RAS address selection process for the next Refresh Cycle, thereby stepping the refresh activity completely through the memory every 2 milliseconds.



3-13

3.5 MEMORY ARRAY (FIGURE 3-4)

The Memory Array is comprised of 144 16K Dynamic Rams in a 8x18 matrix. Each Byte contains 128Kx9 bits of memory; eight data bits and a parity bit. Addresses AØ thru A6 are common to all Rams. RAS and CAS signals (1 of 8) are common to each row. Basic Array organization is shown in Figure 3-4.

3.6 DATA PATH (FIGURE 3-5)

The read and write data paths are depicted in figure 3-5. During a write cycle, the bus data passes through the transceivers and is latched by the -LTCH and ENBL signal. The data latch outputs are tri-state and are enabled by the -CTRL signal. The data latch outputs are enabled during a WR cycle and for the last half of a RD cycle. The data lines to the array are bi-directional for bits 0-15. The data latch outputs drive the data lines to/from the array and also are tied to the parity generation and check circuit, where the parity bits (DIPØ, DIP1) are generated and sent to the array.

During a read cycle, the data from the array appears on the bi-directional data lines D0-D15. The data goes through the transceiver onto the bus, where it is fed back through the receiver portion of the transceiver and is latched by the data latches after the data stabilizes. The data latch outputs are then enabled, ensuring data on the bus until MSYN is no longer asserted. The data out of the array, along with the parity data outlines (D0PØ, D0Pl) is checked by the Parity check circuit for odd parity. If an error is detected, the +error signal is generated and a parity error flag (BUS PB) can be asserted on the bus.


3.7 CSR/Parity Operation (Figure 3-5)

The NS11L memory is capable of performing parity and CSR functions equivalent to the M7850 parity controller. The

3-17

memory is compatible with all modified Unibus parity or non-parity memories. The memory does not require an M7850 parity controller; however, an M7850 may be required for other parity memories that may be on the same backplane. The presence of the M7850 does not affect the NS11L.

The control and status register (CSR) in the NS11L allows program control of certain parity functions and contains diagnostic information (error address to nearest 1K) if an error has occurred. The CSR is assigned an address and can be accessed by a bus master via the Unibus or the "special bus". Each NS11L or M7850, in a given backplane, must be assigned a different address. (For address assignment see Table 2-7). Some CSR bits are cleared by the assertion of BUS INIT L as part of the processor power-up sequence. The CSR Bit assignments and operational description are as follows:



BITS 1,3,4,12,13 These Bits are not used and are always read as logical 0's. Writing into these Bits has no effect on the CSR.

BIT 0

Error Indication Enable - This Bit, when set (Logical 1), allows the memory to assert BUS PB L (AN2) when Data is retrieved from memory if a Parity error has been detected. This Bit is a Read/Write Bit and is cleared by BUS INIT L.

BIT 2

Write/Wrong Parity - This Bit, when set, causes the NS11L to Write Wrong Parity (even) when Data is written during a Write cycle (DATO or DATOB). A parity error will then be detected when this Data is read during a Read (DATI or DATIP) cycle. The detection of the parity error causes the parity error flag to be asserted. This Bit is set for diagnostic purposes and is cleared for normal operation. Bit 2 is a Read/Write Bit and is cleared by BUS INIT L.

BITS 5-11

Error Address - Once a parity error has been detected, these Bits contain a partial address of the faulty Data that caused the parity error. In Unibus operation, address Bits All-Al7 are in CSR Bits 5-ll respectively, specifying the faulty Data location to a lK segment of memory. In special bus operation, the address placed in Bits 5-ll is determined by Bit 14. Bits 5-ll are Read/Write Bits and are not cleared by BUS INIT L.

BIT 14

Special Bus Error Retrieval - This Bit, when set, causes the memory to place Al8-A21 of the faulty Data location into CSR Bits 5-8; logical 0's are placed in Bits 9-11. Address Bits Al1-Al7 are placed in Bits 5-11 when Bit 14 is cleared. In special bus operation, Bit 14 is a Read/Write Bit and is cleared by BUS INIT L. In Unibus operation, Bit 14 is a Read only Bit and is always a logic 0 (clear).

NOTE:

In normal special bus operation, Bit 14 is a logic 0. If a parity error has occured during special Bus operation, the partial address (All-A21) of the faulty Data is retrieved with the following sequence:

- a) Read CSR to obtain All-Al7. Bit 14 should be read as a logical 0.
- b) Write a logical 1 in Bit 14 of the CSR.
- c) Read CSR to obtain Al8-A21. Bit 14 should be read as a logical 1.

BIT 15

Parity Error Bit - This Bit, when set, indicates that a parity error has occurred. Bit 15 is a Read/Write Bit and is cleared by BUS INIT L.

NOTE:

The on-board CSR can be disabled by closing (ON) Switch \$2-3.

3.8 DC-TO-DC CONVERTOR (FIGURE 3-6)

The NS11L employs a DC-to-DC convertor switching regulator that operates as flyback convertor in a step-up mode. The basic circuit is shown in Figure 3.6.

switch Sl closes, the applied voltage drops to almost zero $(V_a=V_x)$, and the voltage (Vin-Vs) applied across the inductor, causing the inductor current to increase linearly. Because the applied voltage is less than the output voltage, the diode is reverse-biased and current cannot flow to the output. When the switch opens, the inductor current cannot change instantly and the applied voltage changes to the total of the output voltage plus the diode voltage. At this time current can flow through the diode to the load capacitance and the inductor current decreases at a linear rate, determined by $Vout(+ V_D-Vin)$. Timing adjustments control the average diode current (I_{D1}) so it is equal to the load current. diode current can only flow during off-time, so the maximum output current is (Ipk/2) $(T_{off}/T_{on}+T_{off})$. If the load current is less than the maximum output current, off-time is increased by a dead time with no current to the output. Input current can flow during both on and off times, so the average input current is always greater than the maximum output current.

In figure 3-6, the designations correspond to schematic reference designations as follows: L=L1, S_1 =Q2 thru Q5, D1=CR5, CR6, Co=all capacitance on +12V line.

Main control for the convertor is handled by a pulse width modulator that controls on time, off time, dead time, voltage regulation and soft-start sequence. If the DC-to-DC convertor circuitry should fail, or the convertor input voltage fuse should blow, the amber LED (DS2) will light.




FIGURE 3.6




FIGURE 3-7

SECTION IV


APPENDIX A


Reference Drawings


This appendix contains the schematic, assembly drawing and bill of material pertaining to the NS11L memory card.


870103841 Schematic


980103841 Assembly and Bill of Materials

























OF IEAS	02	• EA • INC	ж	04 · 05 · 09 ·	AS	RE QD		KEY (1)	D R	WITH WITH REFE SPECI	RENC	E	KEY .				RELE	ASED FO	R ASSEMBLY	ı	D3841	
IND NO			QUAN	7177	PER	ASSE	MBLY		000	UNIT OF ME AS	KEY (1)	KEY (2)	PART	NUMBER CE DOCUI			, í tít	LE/DES	CRIPTION	REF DESIG.	REMA	AKS
<u>~</u>	-	╁	Н	\dashv	_	-	-	-	000	ME AS	-	-										
z	-	⊢	\vdash			-	├─	\vdash	\vdash	\vdash	-	├	i								-	
3	\vdash	-		\vdash	_	-	-	-	0	04	R	1	87010	3841-	- 001	SCHE	ΜΔΤΙ	CF	NAGRAI		 	
4								<u> </u>	0	04	R	T	42710									
5	┢				_	-			0	04	s	<u>├</u>	42510								1	
6	Г	T							0	04	s		42610						د			
7		T	Г				T		Г			Τ-									1	
8																						
9									١	04	D		55110	3841	-002	PC F	BOAR	D				
10																						
11									l.	04			482000	354	-001						4166	
12	L	_	L		_	<u>L</u>	L		8	04	_		482000	079	-001		1450	0			L1146,	153,
13	L	_	\perp		L	_	_	_	L_	_	_	_	L								159,16	
14	L	4_	ـــــ	_	_	↓_	_	_	_	_	<u> </u>	1_	Ļ				<u> </u>				192,19	
15	L	1_	1		L	_	L	L	14	04	L	┺	482.00	0180	-001	1.C.7	<u>4504</u>	<u> </u>			U154	
16	_	↓_	_	Щ	L	╙	<u> </u>	_	L	<u> </u>	_	<u> </u>	L								173,2	.09
	⊩	╁	╁	-	-	⊦	⊢	├	├	NOTE	S											
¥22A		t	t			t				1												
SAGE	⊢	1	1		-	₽	1	-	L	┢─	Т.	EV	A	В	Ιc	Tρ	E	TITLE				
ne r	H	╁	+		H	\vdash	+-	+	╁╌	i	\vdash	HG NO	P00.	PCO		3 24005	PCO		IIL.			
		F	F				_	_		ENG CHG	-	ATE				12-779		1/4	MEGA B	YEE M	FMOR	
YRITT	N 8 Y	,	-	ATE	DE	SIGN	Ц	٠.	DATE	i	-	PPR	(a) caniles			101	111	1 74 '	-11-			•
D.T				ATE	AP	PROV	ED		DATE		4	1	National	Semice	onducto	r Corpor.		SIZE	980103		000	s∗⊥ o₁ 9

UNIT OF ME AS	02	• EA	н	05	• BUI • AS • OTI	REGD		KEY (1)	D ·	WITH WITH REFE SPECI	RENC	Æ	KEY .		RELE	ASED FOR ASSEMBLY	98010	15841-000
FIND NO		T	QUAN	TITY	PER	ASSE	MBL	, 	000	UNIT OF ME AS	KEY (1)	KEY (2)	PART NUMBER/ REFERENCE DOCUMENT		· TIT	LE/DESCRIPTION	REF DESIG.	REMARKS
17	\vdash		Н		_			\vdash	2	04	┪		482100672-001	1.C	.74508	<u> </u>		U171,222
18						1		\vdash	3	04			482001344-001		74510			U161,168,181
19									T	04			482000299-001		74511			LIBO
20		\Box					Г	П		04			482001345-001		74520			4176
21								Г		04	Г		482000438-001		74527			4163
22									T	04			482000335-001		7453	0		U175
23			П		1		Г	Г	6	04	Г		482100777-001		7453	37		U145,150,156
24	Г					Г	Г	Г				Г						164,206,220
25									١	04			482000164-001	i.	7438	3		U160
26						П	Г	Г	1	04			482000179-001		7457	74		U177
27					Г	Т		T	1	04			482000365-00		74 LS	74		U191
28					Γ		Γ	Г	1	04	Г		482000043-001		7479	5		U223
29						\Box			1	04			482103946-001		7489	5		Ш197
30									1	04			482000300-001		745	86		U194
31							Ι			04			482101175-001		74 L	5123		U205
32								Ι		04			482100840-001	1.0	C. 745	132		4162
	匚						L			NOTE	s							
	⊢	├-	1	<u> </u>	+-		┼	╀	-									1
ASSY USAGE	H	\vdash		-	1	+	$^{+}$	+	\vdash									
REF											A	EV	ABC	1 7	O E	TITLE		1
	\vdash	╀	-		-	+	├-	+	1	ENG		HG NO	170035LU 23636 7400	3 24	24009	NSIIL		- 1
		上			仜					CHG	0	ATE	- - -	1-	- -	1/4MEGA BY	YTE ME	EMORY
DIA			0	ATE	DE	SIGN		-	DATE	<u> </u>	1	PPR	<u> </u>	Ŀ		637 Aug 62		
CHECK	_	_	0	ATE	AP	PROV	EO	-	DATE	1	4		National Semiconducto 2900 Semiconductor Drive, Santa		•	980103		00 00 9

UNIT OF MEAS	. 02	· EAC	н	05	AS OTI	REQU		KEY (1)	D	• WITH • WITH • REFE • SPECI	OUT (Æ	KEY .					MELE	ASED F	OR ASSEMBLY	1		384	
FIND NO			DUAR	TITY	PER	ASSE	MBLY	Ĺ	000	UNIT OF ME AS	KEY (1)	KEY (2)		NUMBER				TIT	LE/DES	CRIPTION		REF DESIG.	REM/	ARKS
49						П		П	4	04			48210	2662-	-001	1.0	. 30	48					UI51,	165,
50																							207,7	221
51									5	04			48210	3697-	-001		8	641					U229	-233
52						Г	Г		5	04	1		48200	00248	3-001		8	837					U224	-228
53	Г				Г				1	04	T		482102	598-	-012		RA	M 10	öΚ				4167	
54											Γ													
55	Г						Г	Г	145	04	T		21410	2685	-003	1.	C. 5	OCK	GΤ,	16 PIN			11-1	144,
56	Г	Г				Г	Г	П			Ī									1			167	
57	Г						1		2	04	Г		611100	900-	-100	D	ELA'	Y LIN	E 1	00 ns			U155	.157
58						Г	Г		Г		Ī													
59	Г					Г	Г																	
60						Г	Г	T	3	04	1		51310	0986	-008	5	WITC	SH. D	IP. 1	3 Pos			51-	3
61	Γ					Π			1	Г	Г										_			
62							Г	Г	1	04		Г	4801	560	-001	TR	LANSI	ENT	SUF	PRESSO	ĸ	CRI	GENE	RAL
63	Г					Π	Г	Г			Г	Г											SEMIC	ONDUCT
64							Г	Г															INDUST	RIES
ASSY										NOTE	s											. •		
USAGE	┢	 	Н		Η-	-	-	 			RI	EV	A	В	C	Т	D	E	TITL					
										ENG	6	IG NO.	90D 3564	23636	PCO	2/2				SIIL				
	⊢	\vdash	Н		<u> </u>	+-	\vdash	-	-	CHG	0	ATE	-	-	1-	7	_	-	1/4	MEGA B	Y	TE M	1EMO	RY
ALG.				ATE	DES	SIGN		C	ATE	L	A	PPR	<u> </u>	_	_	I	_		L					
CHECKE		_		ATE	API	PROVI	E D		PATE	1	<u>₹</u>	1	National 2900 Semio				•		SIZE	980103		-	000	s+ 4 or 9

UNIT OF . MEAS	02	• EAI • INC	н			REQU		KEY (1)	D :	WITH WITH REFE SPECI	DUT REN	CE	KEY .				MELE	ASED FOR ASSEMBLY	ı	13841-000
FIND NO	_	_	QUAP	1717	PER	ASSE	MBL	,	000	UNIT OF ME AS	KEY (1)	(2) KEY		NUMBER			TIT	LE/DESCRIPTION	REF DEBIG.	REMARKS
65		Г		П				Т	3	04	Г	Т	481100	853	-001	DIODE	IИ	5817		CR2,6,7
66			Г	П		Г	Г	T	П	04						DIODE		5231 B		CR3
67			Γ	П		Г	Γ		4	04						DIODE		4531		CR4,5,8,9
68						Τ		Г					1				•			
69			Г				Г	Т			Г	1								
70			T	П		T	Γ	T	1	04		T	39410	5352	-001	LED	(RED)		DSI
71		T	1	П		\vdash		Т	Ħ	24	Г	T	394105				(YEL	LOW)		DSZ
72		1				Г		T		1	Г									1
73			T		_			T				1								
74		T	Т				Γ	T	I	04		Τ	518102	2113 -	011	FUSE	4.0	AMP		FI
75		Г	1		_			T	li	04	Г	1	18010	5031-	001	INDUC	TOR	150 NH		LI
76		T	1			Г	Т	1			Г									
77			Г			Г	Г	T			Γ	Т								
78		Г	Т				Π	Г	I	04		T	48010	3970-	001	TRANS	SISTO	R, FET, 2N54	34	QI
79		Г	Т	П			Γ	Г	II	04	Г	Т						R, 2N4014		92
80			T			Τ		T	4	04	1	Т	48010	5342	-001	TRANS	SISTO	R, 2N3504	5	Q3-6
										NOTE	5									
	L	_	╄	Ш		L	_	<u> </u>	<u> </u>	ŀ										
ASSY USAGE	⊢	╁	╁╌	Н	-	╁	╁	╁	\vdash											
REF		L									1	EV	A	B	ت	D	E	TITLE		
	ļ.	+-	\vdash	\vdash	_	₩.	+-	1	├	ENG.	c	HG NO	3564	23636	PG0 2400	3 24005	PC0 24009	NSIIL		
			L	\Box	_	\vdash	L	$^{\perp}$		CHG	[ATE	_	-	_		_	MEGA B	YTE N	1EMORY
WRITTE	N BY		C	ATE	DE	SIGN			DATE		•	PPR	-	-			_	l		
	WRITTEN BY DATE DESIGN D LIAMLOR CHECKED BY DATE APPROVED D									1	4	1				r Corporati Clara, Galil. 35		SIZE BILL OF MATE	3841	-000 5, <u>5</u>

UNIT OF . MEAS	02	· EAC	н	05 •	BUI AS	REGO		KE Y	D ·	• WITH • WITH • REFE • SPEC	RENG	E	KEY .					RELEA	ASED FO	OR ASSEM	BLY	98010		
ITEM/ FIND NO			OUAN	TITY	PER	ASSE	MBLY	, 	000	UNIT OF ME AS	KEY (1)	KEY (2)		T NUMBER				TIT	LE/DES	CRIPTION	1	REF DESIG.	REMA	ARKS
33							\vdash		1	04			48200	0310	-001	1.0	. 74	513	3				Ш174	
34	_		П						ī	04			48200			\neg		5138					4179	
35								1	5	04		T	48210	0784	-001		74	LSI	57				11186	,187,
36								Т			Г	Г											188,20	02,203
37	_	Г							2	04	Г		482000	0312-	001		74	5158	3				ш199,	200
38		Г						Ī	4	04			482100	835-	001		74	LSIT	14				U189	, 190,
39											1												201,2	.04
40		Г				T		Г	T	04	T		482101	177-0	100		74	526	0				4170	
41									2	04			48200	0342	-001		74	1528	30				4213,	214
42							Г	Г	3	04	Γ	Γ	48210	2505	-001		74	1528	33				UI85.	196,19
43						Π	Г	Г	7	04	Г		48210	3947	-001		74	LS3	73				∐210,	211,217
44						Г	Г				Г											1	215,216	,217,21
45									1	04			48210	263 9	- 001		74	1153	393				U193	
46										04			48210	3971	-001		7	5452	2				11219	
47		П				Г			1	04			48210	4567	-001	-	ე. 3	524					ш149)
48																								
										NOTE	S: '													
	-	├	H	_	⊢	├-	-	├	├	ł														
ASSY USAGE	<u> </u>													,										
REF											A	٧	A	B	C		0	E	11716	: 11L				
											C	IG NO	3564	22636	P. C.	3 2	4005	PC0 24009				T C	~	
										CHG	-	ATE	<u> </u>			4	$=\downarrow$		1 741	VIEG	401	TE M	ENIOR	< 7
WRITTE		_	0	ATE	DES	SIGN		•	PATE		1^	PR		<u> </u>		┸	$=$ \perp		_					
	ECKED BY DATE APPROVED D									1	2		National 2900 Semi	Semice		-			SIZE		NATER NO38	141-0	00	s ₄ 3

UNIT OF MEAS	02	· EAC	н	04 • 05 • 09 •	AS	REQD		KEY (1)	D	WITH WITH REFE SPEC	OUT B	E	KEY .				RELE	ASED FO	OR ASSE	MBLY		3841	
FIND NO		_	OUA	17177	PER	ASSE	MBLY		000	UNIT OF ME AS	KEY	KE Y (2)		T NUMBER			TIT	LE/DES	CRIPTIO	•	REF DESIG.	REMA	ARKS
81	_				_				3	04	\vdash		47410	1854	-002	RES. N	AOD I	OPIN	SIP	10 8		RPI-	-3
82	<u> </u>		\vdash						_	_			11.11		-			<u> </u>		<u> </u>	`		
83	Г								18	04			47010	1134	-019	RES.CO	c 15~	- 1/	BW.	5%		R1-1	7,19
84		Г	Г	П					10	04						RES,CC						R18.	20.
85																						49-5	
86	Г																					57	
87									3	04			4701	01134	-051	RES.C	C,33	0~.	18W.	5%		R21,	22,23
88									1	٥4			47010	1134	-103	RES, C	c 471	K, 1/8	3W.	5%		R24	
89			L							04	L		47010	00611-	043	RES.	cc 15	٥-٦	1/41	V,59	0	R 25	
90			L						4	04			4701	11135-	-001	RES,C	20,15	!/:	zw, '	5%		R26	-29
91			L							٥4						RES,						R30	
92	L								1	04			4701	00611-	-071	RES,C	cc, 2.	2K	1/44	1.5%	0	R31	
93	L	L	L	L		L	L	L		04	L	L				RES,						R32	
94	L	L	L	L	L	L	L		1	04	L	<u></u>				RES,C						R33	
95	L	L	乚	L	_	_	L	L	Ш	04		L				RES, F						R34	
96	L	L	丄		_	_			3	04	1_	<u> </u>	4741	0256	5- <i>0</i> 38	RES,F	FILM,	2.21	K, 1/2	3W.1	%	R35	<u> –37</u>
ASSY	E		E			E				NOT	ES											.	
USAGE										Г	RE	v	A	B	Ç	D	E	TITLE					
	—	F	\vdash	\Box	L	-		F		ENG		G NO	900 3564	23636	PC0 2400	3 24005	P4009	1	اااذ				
			$^{\perp}$	\Box		\vdash				СНС	0/	ATE		_	_] 141	VEG	'BA	TE M	EMOR	Y
WRITT				PATE	DE	SIGN			DATE		AF	PA		-		1-	_						
CHECK	TIMIOR) HECKED BY DATE APPROVED									1	2	1				r Corporal		SIZE			8841 -	000	54 <u>(9</u> 05 <u>9</u>

	02	EAC INC	н	05 •	AS I	REQD		KEY (1)	D ·	WITH WITH REFE	DUT REN	Æ	KEY .				RELEA	ASED FO	A ASSEMBLY			3841	-000
ITEM/ FIND NO			DUAN'	117	PER	ASSE	MBL	,	000	UNIT OF ME AS	KEY (1)	KEY (2)	PART REFEREN	NUMBER/		-	TIT	LE/DESC	CRIPTION		REF DESIG.	REMA	AKS
97			\dashv	7	_			1	1	04	_	\vdash	470100	06!1-	103	RES.C	C. 47k	c 1/4	4W,59	<u>/</u>		R38	
98			7	7	_	_	-		1	04	\vdash		47010	0611-	135	RES.	C.IM	2.1	4W.5	%		R 39	
99						Т			2	04									.1/8W.			R40,	42
100					_				2	04		T							1/8W.			R41,	43
101									I	04	Г		47010	1134	-077	RES.	cc, 3	.9K	. Vaw.	5%		R44	
102							Γ	Г	IT	04	Г								. 1/8W.			R45	
103		Г				Г	Г		2	04	Γ	T							1/8W			R46.	47
104						Г	Г	T	1	04	Г	T							1/8W.			R48	5
105			П				Г	Γ	li	04	Г	Т							K. 1/8W.			R55	
106			П					Г	Г		Г												
107						Г	Г	Γ	Г		Γ	Т											
108						Г			166	04			151104	975-	012	CAPO	ER.	.47u	1F. 50V.	10%	,	CI-12	6,149,
109																						152-	157,
110												I										161-	179,
111																						181 -	187,
112																						190 -	196
	\Box		П							NOTE	s												
	⊢	╌	Н		⊢	├-	╀	╀	+-	1													
USAGE							t	t		<u></u>													
REF	匚		П		L	ļ	L	L		1	Ľ	EV	A	B	C	D	E	TITLE	: 511L				
	⊢	╁	Н		-	╁	╁	╁	╁	ENG CHG	. 1 -	HG NO	100 13564	23636	2400	3 24005	24009	1		_			
						L	L	L	L	1 ~~	Ľ	ATE	 -		-	+=-	<u> </u>	1/4	MEGA	. B.	YTE	MEM	ORY
WRITTE				ATE	DE	SIGN			DATE	<u></u>	Ľ	PPR	1-	<u> </u>	<u> </u>		<u>ー</u>	_					-
CHECK				ATE	AP	PROV	ED	-	DATE	1	7					r Corpora Clara, Calif. !		SIZE				-000	s+ <u>7</u> o, <u>9</u>
-	001									<u> </u>	_	_											

UNIT OF . MEAS	02	EACH INCH FEET	05	BUI AS OTI	REOD		KE Y (1)	D e	WITH WITH REFE	OUT B	E	(5) . KEY .				MELEA	ASED FO	R ASSEMBLY	1		7584	1-00
FIND NO		au.	ANTITY	PER	ASSE	WBLY		000	UNIT OF ME AS	KEY (1)	(S) KEA		T NUMBER NCE DOCU			TIT	LE/DES	CRIPTION		REF ESIG.	REMA	AKS .
113			+					21	04			15510	5442	2-005	CAP.	TANT.	150	16,25V,2	0%		C127	-141
14			+	_	-		\Box		-			-							T		188,1	89,
115			T	1				_													197-2	200
16	_		1	1															T			
117	\vdash	\vdash	+-	t				1	04			155104	1570-	003	CAP, T	ANT.	2241	,35V, 20	%		C143	
118	_	\vdash	T	1		П	П	I	04									F. 10V, 20			C150	
119		\vdash	\top					3	04			15110	1308	-009	CAP	CER.	47 F	F, 100V, 10	0%		C158	- 160
120	\vdash							Ī	04			151101	308-	025	CAP, C	CER.	1000	PF, 100V,1	0%		C148	}
121	_	\vdash	1					T	04	\Box								PF, 100V,			C14	7
122		П	1	Г				1	24	Ī	Г	15110	1308-	029	CAP	CER.	220	PF, 100V,1	0%		C180)
123		\Box	1	1				5	04		Г							F, 35V, 20			C142,	
124		П	1																		144-1	46,
125																					151	
126		П	T					0	04			60010	0155	-005	WIRE	PVC 2	4 AW	4 SOLID 6	IRN			
127		П	T	Г	Γ			0	04			6001	00158	-005	WIRE,	PVC 3	OAW	G SOLID G	RN			
128																					İ	
ASSY			F		E				NOTE	S												
USAGE REF	\vdash	\vdash	+	1	1	\vdash	\vdash			RE	v	IA	В	12	D	E	TITLE					
			\perp	F					ENG.	CH	G NO.	PDD 4	23636	P60	3 24005	24009	N.	١١١	~ _	٠.	15115	
	-	\vdash	+	\vdash	╁	\vdash	-		CHG	0,	ATE	-	T -	-	1-		1/4	MEGA E	3Y F	= '	VIENIC)K 7
DIA			DATE	Đ€	SIGN		0	ATE	<u> </u>	A	PR	<u> </u>	<u> </u>		1-		SIZE	BILL OF MATE				ء ا
CHECKE			DATE	AP	PROVI	D	0	ATE	1	R					r Corpora Ciara, Calif. 1		SIZE	98010			-000	<u>ع</u> ہوا ق- ہ

REF DESIG. REMARKS 03-6 | NOTES | NOTE

WRITTEN BY DATE DESIGN

AY LOR

CHECKED BY DATE APPROVED

MANEGA BYTE MEMORY 980103841 - 000 of 9

980103841-00